Express Mail: EV263395954US Inventor: Plants et al. Docket No.: ACT-280COA

Filed: November 25, 2003

Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE

Attorney: Kenneth D'Alessandro Sierra Patent Group, Ltd.




FIG. 2






FIG. 3





Docket No.: ACT-280COA Page 6 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 5




FIG. 6

Docket No.: ACT-280COA Page 7 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 7A

Express Mail: EV263395954US

Inventor: Plants et al. Docket No.: ACT-280COA

Page 8 of 18

Filed: November 25, 2003

Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 73

Docket No.: ACT-280COA Page 9 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE





FIG. 7C

Docket No.: ACT-280COA Page 10 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE



Docket No.: ACT-280COA Page 11 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. TE

Docket No.: ACT-280COA Page 12 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 7F

Docket No.: ACT-280COA Page 13 of 18 Filed: November 25, 2003

Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 79

Docket No.: ACT-280COA Page 14 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 7H

Docket No.: ACT-280COA Page 15 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 7I

Express Mail: EV263395954US

Inventor: Plants et al. Docket No.: ACT-280COA Page 16 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 7J

Docket No.: ACT-280COA Page 17 of 18

Filed: November 25, 2003 Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. TK

Docket No.: ACT-280COA Page 18 of 18 Filed: November 25, 2003

Title: DELAY LOCKED LOP FOR AN FPGA ARCHITECTURE




FIG. 7L